Dimming method for lighting systems with integral compact fluorescent lamps

Álysson R. Seidel

Dr., University of Passo Fundo Passo Fundo, RS, Brazil CEP 99001-970 arseidel@upf.br

Mikhail Polonskii

Dr., University of Passo Fundo Passo Fundo, RS, Brazil CEP 99001-970 polonski@upf.br

Jean C. A. Rigo

Student, University of Passo Fundo Passo Fundo, RS, Brazil CEP 99001-970 jean_rr2003@hotmail.com

Resumo

Esse trabalho apresenta um sistema dimerizável para lâmpadas fluorescentes compactas integrais (reator eletrônico + lâmpadas fluorescentes compactas) de 200 W com alto fator de potência empregando dois conversores em cascata. O primeiro estágio é um préregulador boost que opera no modo de condução crítica de corrente e controla a tensão de saída que alimenta o segundo estágio formado pelo conversor buck. O conversor buck opera no modo de condução contínua de corrente e controla sua tensão de saída para alimentar um grupo de lâmpadas fluorescentes compactas integrais. As características das lâmpadas fluorescentes compactas integrais são obtidas para projetar e implementar o sistema proposto. Simulações, equações de projeto e resultados experimentais do protótipo implementado são apresentados de forma a validar a idéia proposta.

Palavras-chave: fator de potência, dimerização, lâmpada compacta fluorescente, reator eletrônico.

Abstract

This paper presents a 200 W high power factor dimming system for integral compact fluorescent lamps (electronic ballast + compact fluorescent lamp) using two cascaded converters. The first stage is a boost converter operating in critical conduction current mode that supplies the second stage. The second stage is a buck converter, which operates in continuous conduction current mode and controls the output voltage for feeding an integral compact fluorescent lamp group. The characteristics of integral compact fluorescent lamps are presented in order to implement the system. Simulation, design equations, and experimental results of the implemented prototype are presented to validate the proposed idea.

Key words: power factor correction, dimming, compact fluorescent lamps, electronic ballasts.

1. Introduction

Artificial illumination is responsible for 30% of the world-wide electrical energy consumption. Recent studies of European Lamps Companies Federation present estimated sales data for all types of lamps for the Western European market place.

The general lighting source (GLS) or incandescent lamps make up only a minor share of the light generated annually; they are the major in terms of annual sales. Most of the light is generated by fluorescent lamps (FL) and High-intensity discharge (HID) lamps. It is justified, since GLS have low efficiency (12 lm/W) compared to compact fluorescent lamps (CFL) and tubular fluorescent lamps (TFL), which present 60 up to 100 lm/W.

That study observes that industrial and residential applications with fluorescent lamps consume $164 \cdot 10^9$ kWh/year, and GLS consume $96 \cdot 10^9$ kWh/year. However, GLS produce only 4% of lumens while fluorescent ones produce 49 % (ELC, 2006). Considering a continuous market growing of 20% per year, electronic ballasts are widely spread over the world replacing electromagnetic ones and incandescent lamps (Bairanzade, 2006).

Dimming systems using FL have been studied in several works (Ho *et al.*, 2001; Wu *et al.*, 2001; Rubinstein *et al.*, 1993; Jee *et al.*, 1989; Liang *et al.*, 1997; Do Prado *et al.*, 1999; Ponce *et al.*, 2001; Yau *et al.*, 2001; Barbi and Souza, 1999). On the other hand, it is well know that integral CFL are not suitable for phase-cut dimming systems used in GLS. The electronic ballasts that supply CFL are widely employed in residential and commercial application due to considerably high energy saving provided when replacing GLS.

However, usually these kinds of systems do not present power factor correction (PFC) and dimming capability. In this work a high power factor (PF) system is proposed, which allows an integral CFL (iCFL) group to be dimmed through a variable DC voltage provided by two cascaded converters.

This paper is organized as follow: Section 2 explains the proposed idea; Section 3 presents the simulation results, while Section 4 presents the obtained experimental results. Section 5 shows the preliminary conclusions of this work and the directions for the future investigations.

2. Proposed Idea

Figure 1 shows the concept of the proposed system. The first stage comprises an EMI filter to smooth the input current waveform and a boost converter operating in critical conduction mode. The second stage is the PWM buck converter operating in continuous conduction current mode, which controls the output voltage for the iCFL group.



Figure 1: High power factor dimming system for integral CFL group.

The load, i. e., the set of iCFL, is dimmed through a DC variable voltage provided from the buck converter. In order to implement the proposed system a brief study of one iCFL has been performed. First, a 20 W iCFL was tested during 5,000 hours using low supply voltage (V_{bus} =80 V). The filaments of the iCFL were visually examined with no blackening observed.

Integral CFL generally uses self-oscillating command circuitry that presents input voltage and load dependence (Seidel *et al.*, 2001). In order to understand the behavior of the iCFL supplied by a controlled voltage source a study of several conditions were carried out. Experimental data were obtained from a 20 W iCFL using the scheme shown in Figure 2.



Figure 2: Test setup to obtain experimental data of an iCFL.

Figure 3 summarizes these results. Figure 3(a) shows the illuminance in per unit versus bus voltage of one integral CFL (V_{bus}) obtained from a fixed position using a luxmeter (0.5 m from CFL for all data in a dark

environment, see Figure 2). These data were obtained in order to evaluate the illuminance changing as V_{bus} is controlled trough an autotransformer (V_{ac}), as shown in Figure 2. The base value of illuminance is 800 lux.

Figure 3(b) shows the behavior of the load resistance under V_{bus} variation. It shows that the load equivalent resistance is lower as the number of iCFL increases. Figure 3(c) shows the voltage V_{bus} versus iCFL current (I_{avg}) as a function of the iCFL number.

Analyzing the presented data, Figure 3(a) shows significant illuminance changing as V_{bus} is varied from 80 up to 311 V. This feature allows dimming iCFL by a voltage source. Another important characteristic is that the load changing is not significant, being possible to supply the systems without feedback. Figure 3(b) shows that the equivalent resistance changing is not significant when the number of iCFL is higher than two.

Since the main load characteristic was determined, next section presents the buck converter behavior operating in open loop in order to implement the complete system.









(c)

Figure 3: Experimental data of the integral CFL under voltage control.

3. Design Equations and Simulation

This section presents design equations and simulation for the proposed system.

3.1 Design Equations

The boost PFC converter parameters were determined using the equations obtained from Adragna (2003.). The inductance for the buck converter is obtained through classical methods, considering the minimum

inductance to maintain the continuous current conduction mode as proposed in Erickson and Maksimovitch (2001) and Mohan *et al.* (1995).

The value of the buck inductor is determined using the critical inductance value, L_{crit} , i. e., the inductance of the buck inductor L_{buck} must be higher than L_{crit} , which is obtained for light load condition, and minimum duty cycle.

The limits to obtain these parameters are obtained through (1) and (2).

The maximum output voltage of the buck converter will be considered 311V, since the iCFL present nominal utility line voltage of 220 V_{rms} , 60Hz.

To obtain this equivalent voltage, the buck converter maximum duty-cycle must be D_{max} :

$$D_{max} = \frac{V_{out,max}}{V_{in}} = \frac{311}{400} = 0.78$$
 (1)

Since the minimal output voltage is 80 V, the minimum duty cycle, D_{min} is

$$D_{min} = \frac{V_{out,min}}{V_{in}} = \frac{80}{400} = 0.20$$
 (2)

Where:

 $V_{out,max}$ - output voltage of the buck converter considering the maximum supply voltage of the iCFL group. $V_{out,min}$ - output voltage of the buck converter considering the minimum supply voltage of the iCFL group. V_{in} - regulated voltage obtained from the boost PFC converter.

Therefore the criterion to obtain the L_{Buck} inductor is $L_{buck} > L_{crit}$ through (3).

$$L_{crit} = \frac{(V_{in} - V_{out}) \cdot D_{min}}{2 \cdot \Delta I_{Lbuck} \cdot f_s} = \frac{(400 - 80) \cdot 0.2}{2 \cdot 0.2 \cdot 0.3 \cdot 60000} = 8.7 mH$$
(3)

Where:

 f_s - switching frequency.

 ΔI_{Lbuck} - buck current variation (20% of I_{avg} , since iCFL presents internal capacitor).

In order to guarantee the continuous conduction mode, the condition of $L_{buck}>L_{crit}$ should be satisfied, thus L_{buck} is obtained from (4):

$$L_{Buck} > L_{crit} = 18mH \tag{4}$$

Since *ESR* resistance of capacitor C_{buck} is neglected the capacitance value is obtained from (5) considering the ripple of 1,5 %.

$$C_{Buck} = \frac{\Delta I_{LBuck}}{\Delta V_{out} \cdot 8 \cdot f_s} = \frac{0.2 \cdot 0.3}{1.2 \cdot 8 \cdot 60000} \cong 10 \mu F$$
(5)

Where:

 ΔI_{Lbuck} - L_{buck} current variation;

 ΔV_{out} – maximum output voltage ripple.

From the above parameters, the simulation was carried out and the complete system was implemented.

3.2 Simulation results

The boost converter simulation is not presented in this paper since it is trivial, and one is considered a voltage source for simulation purpose.

Figure 4 shows the schematic to obtain the simulation results of the buck converter using the software PSIM 7.

Figure 5 and Figure 6 show the simulation results of a buck DC/DC converter feeding two, and eight iCFL operating in continuous conduction mode, considered as light and heavy load, respectively.

These results are obtained for different loads conditions considering the previous results of the equivalent load resistance R_L obtained in Section 2 (see, Figure 3(b)) for two output voltage conditions defined in (1), and (2), and reported on Figure 5, and Figure 6 in (a), and (b).

Figure 5 shows the waveforms of the buck converter obtained from a DC voltage source of 400 V. Figure 5(a), and Figure 5(b) comprises results of the buck inductor current I_{Lbuck} , and the load current I_{avg} represented from a resistive load instead the integral CFL group. For both waveforms I_{Lbuck} remained in continuous current conduction mode, and the output voltage presented the desired voltage for the conditions of light load.



Figure 4: Schematic implemented to simulate the buck converter.

Figure 6 also presents similar waveforms. However the results were obtained considering heavy load, i. e., the equivalent resistance represent the maximum load of eight iCFL.

The results obtained allow cascading the boost and bucking converters to supply the iCFL group by voltage variation.



Figure 5: Simulation results of buck inductor current I_{Lbuckr} load current I_{avgr} and output voltage V_{out} for two iCFL.

(a) R_L = 112 Ω , D_{min} =0.20

(b) *R*_L=489Ω, *D*_{max}=0.78

Figure 6: Simulation results of buck inductor current I_{Lbuck} , load current I_{avg} , and output voltage V_{out} for eight iCFL.

4. Experimental Results

Figure 7 shows the schematics of the implemented prototype comprising the boost and buck cascaded converters. Figure 8 and Figure 9 show the boost converter output voltage, utility line voltage and current. Figure 8 and Figure 9 show the waveforms obtained for conditions of light, and heavy load, respectively.

For both waveforms the system operates with PFC near of unity, and the load variation does not affect the boost output voltage, since it presents feedback. It guarantees constant voltage, and high PF of the converter for all range of loads.

In order to show the critical current conduction mode of the boost converter Figure 10, and Figure 11 show the boost inductor currents for light and heavy load, respectively. These figures present details of the waveforms for different time scales in Figures 10, 11, (a), and (b).

Figure 12 shows waveforms of the buck DC/DC converter supplying iCFL group from the output of the regulated voltage obtained from the boost converter. For all conditions were observed the continuous conduction current mode of the buck current and the switch voltage.

Figure 7: Simplified schematic of the implemented prototype of boost and buck cascaded converter.

It shows also the output voltage changing to supply the CFL with a wide range of 80 V(duty cycle of 30 %) to 300 V (duty cycle of 70%).

In order to illustrate different conditions, these waveforms were obtained for: two, six, and eight iCFL shown in Figures 12 to 14. Figures 12 to 14 (a), and (b) show different conditions of the output voltage: low and high voltage, respectively.

Figure 15 shows the CFL waveforms for the conditions of minimum and maximum output power obtained for the minimum and maximum voltage of the buck converter output.

Figure 8: Input power of the system for two iCFL: Ch1 – line voltage - 100V/div; Ch2 – line current 0.2A /div, and Ch3 – boost converter output voltage - 100V/div; time scale: 5ms/div.

Figure 9: Input power of the system for load power of eight iCFL: Ch1 - line voltage - 100V/div; Ch2 - line current 0.5A/div, and Ch3 – boost converter output voltage - 100V/div; time scale: 5ms/div.

Figure 10: Boost inductor currents (Ch2 - 0.5A/div) and boost output voltages (Ch3 – 100V/div) for two iCFL: (a) time scale: 1µs/div.

Figure 11: Boost inductor currents (Ch2 – 0,5 A/div) and boost output voltages (Ch3 – 100V/div) for eight iCFL: (a) time scale: 5ms/div, and (b) time scale: 1µs/div.

(a) D=30 %

(b) D=70 %

Figure 12: Buck converter waveforms: Ch1 – switch voltage – 100 V/div; Ch2 – buck inductor current - 200mA/div feeding two integral 20 W CFL.

(b) D=70 %

Figure 13: Buck converter waveforms: Ch1 – Switch voltage – 100 V/div; Ch2 – buck inductor current - 200mA/div feeding six 20 W iCFL.

Figure 14: Buck converter waveforms: – switch voltage Ch1 - 100 V/div; Ch2 – buck inductor current - 200mA/div feeding eight integral CFL.

(a) D=30 %, 69 kHz

(b) D=70 %, 54 kHz

Figure 15: Behavior of one CFL for minimal (a) D=30%, and maximal (b) D=70 % dimming conditions: Ch1 - lamp voltage - 100 V/div; Ch2 – lamp current - 200 mA/div; iCFL voltage - Ch3 - 400 V/div; iCFL current - Ch4 – 50 mA/div; time scale - 10 µs/div.

5. Conclusions

The article presents a dimmable lighting system based on iCFL. The lamp ballasts are fed in DC by a two-stage high PF voltage regulator. The bus voltage variation between 80 and 311 V has no impact on the iCFL life time. In future, the voltage regulation can be implemented as a one-stage structure like, for example, buck-boost or SEPIC converters. Moreover, the proposed method can be applied to tubular fluorescent lamps fed by low cost non- dimmable self-oscillating ballasts.

6. Acknowledgments

The authors are grateful to the FAPERGS and CNPq for the partial financial support of this work.

7. References

ADRAGNA, C. 2003. ST Application Note: L6561, Enhanced transition mode power factor corrector. AN966. Accessed on: 05/12/2007, available at: http://www.st.com/stonline/products/literature/an/6908.pdf.

BAIRANZADE, M. 2006. Electronic Lamp Ballast Design. Accessed on: 05/12/2007, available at http://www.onsemi.com/pub/ Collateral/ AN1543-D.pdf.

BARBI, I.; SOUZA, A.F. 1999. Comparative Analysis of Three High Power Factor Single Phase 200 W Rectifiers. *In:* V Congresso Brasileiro de Eletrônica de Potência, Foz do Iguaçu, 1999. *Anais...*Foz do Iguaçu, v. 2. p. 557-562.

DO PRADO, R.N.; JUNGBECK, M.; DA SILVA, M.F. and SEIDEL, A.R. 1999. Low Cost High-Power-Factor Electronic Ballast For Compact Fluorescent Lamps. *In*: Industry Applications Conference, San Diego, 1999. Thirty-Fourth IAS Annual Meeting. Conference Record of the 1999 IEEE v. 1, p. 256 – 261. ELC. Lighting Applications. 2006. Accessed on: 05/12/2007, available at http://www.elcfed.org/content.php?level1=2&level2 =6&mode=1.

ERICKSON, R.; MAKSIMOVITCH, D. 2001. *Fundamentals of Power Electronics.* 2nd ed., Colorado, Kluwer Academic Publishers, 912 p.

HO, Y.K.E.; LEE, S.T.S.; CHUNG, H.S.-H. and HUI, S.Y. 2001. A Comparative Study on Dimming Control Methods for Electronic Ballasts. *IEEE Transactions on Power Electronics*, **16**(6):828–836.

JEE, K.H.; NHO, E.C. and CHO, G.H. 1989. High Frequency Resonant Inverter for Group Dimming Control of fluorescent Lamp Lighting Systems. *In*: Industrial Electronics Society, Philadelphia, 1989. IECON apos, 1989, 15th Annual Conference of IEEE, v. 1, p.149 – 154.

LIANG, T.J.; LIU, T.S. and CHANG, F.J. 1997. Design and Analysis of Dimming Electronic Ballast. *In*: International Conference on Power Electronics and Drive Systems, Singapore, 1997. *Proceedings...* Singapore, 1997, v.1, p. 397 – 402.

MOHAN, N.; UNDELAND, T.M.; ROBBINS, W.P. 1995. *Power Electronics: converters, applications, and design*. 2nd ed., New York, John Wiley & Sons, 824 p.

PONCE, M.; ARAU, J.; LOPEZ, A.; CORREA, J.; ALONSO, J.M. 2001. A Novel High-Power-Factor Single-Switch Electronic Ballast for Compact Fluorescent Lamps. *In*: Applied Power Electronics Conference and Exposition, Anaheim, 2001. APEC 2001. Sixteenth Annual IEEE. v. 1, p. 454-460.

RUBINSTEIN, F.; SIMINOVITCH, M.; VERDERBER, R. 1993. Fifty Percent Energy Savings with Automatic Lighting Controls. *IEEE Transaction on Industrial Application*, **29**(4):768-773.

SEIDEL, A.R.; DO PRADO, R.N.; BISOGNO, F.E. 2001. Self-Oscillating Electronic Ballast Design Based on the Point of View of Control System. *In*: Industry Applications Conference, Chicago, 2001. Thirty-Sixth IAS Annual Meeting. Conference Record of the 2001 IEEE, v. 1, 30 Sep-4 Oct 2001, p. 211–217.

WU, Y; WU, T. and SU, Z. 2001. Design Considerations for Single-Stage Electronic Ballasts with Dimming Feature. *IEEE Transactions on Industry Applications*, **37**(5):1537–1543.

YAU, E.K.F.; KI, W.- H.; MOK, P.K.T.; SIN, J.K.O. 2001. Phase-Controlled Dimmable CFL with PPFC and Switching Frequency Modulation. *In*: Power Electronics Specialists Conference, Vancouver, 2001. PESC. 2001 IEEE 32nd Annual, v. 2, p. 951–956.

Submissão: 15/10/2007 Aceite: 26/11/2007